鍒堕€犲晢锛歑ilinx锛堣禌鐏垫€濓級
鍑哄巶灏佽锛?96-CSPBGA
鍔熻兘绫诲埆锛欶PGA鐜板満鍙紪绋嬮棬闃靛垪
鍔熻兘鎻忚堪锛欼C FPGA 106 I/O 196CSBGA
璇︾粏鍙傛暟锛?p>XC6SLX4-3CPG196I >>> Xilinx鑺墖锛屾繁鍦冲競璇烘.鍗婂鐢靛瓙鏈夐檺鍏徃鎻愪緵Xilinx鍏徃XC6SLX4-3CPG196I鎶ヤ环銆佺幇璐т緵搴斻€佸姛鑳戒粙缁嶃€佹妧鏈祫鏂欎笅杞斤紝鎯冲疄鏃惰幏鍙栨棰桰C鐨勫叏鐞冪幇璐у簱瀛樻暟閲忓強瀹炴椂浠锋牸鍚楋紵閭e氨椹笂涓庢垜浠仈绯诲惂锛?/p>閲囪喘XC6SLX4-3CPG196I锛熶笉鍐嶇姽璞紝鎵炬垜浠病閿欙紒瀵规湁闀挎湡闇€姹傜殑鍒堕€犲晢锛屾彁渚涘厤璐规牱鍝侊紒浠庡墠鏈熺殑浜у搧璇曚骇鍒板ぇ鎵归噺鐢熶骇锛屾垜浠皢鎻愪緵鎬т环姣旀渶楂樼殑鐜拌揣渚涘簲鏈嶅姟锛?/p>
Xilinx璧涚伒鎬濆叕鍙稿畬鏁村瀷鍙凤細XC6SLX4-3CPG196I
鍒堕€犲巶瀹跺悕绉帮細Xilinx Inc
鎻忚堪锛欼C FPGA 106 I/O 196CSBGA
绯诲垪锛歋partan 6 LX
LAB/CLB 鏁帮細300
閫昏緫鍏冧欢/鍗曞厓鏁帮細3840
鎬?RAM 浣嶆暟锛?21184
I/O 鏁帮細106
鏍呮瀬鏁帮細-
鐢靛帇 - 鐢垫簮锛?.14 V ~ 1.26 V
瀹夎绫诲瀷锛氳〃闈㈣创瑁?/p>宸ヤ綔娓╁害锛?40掳C ~ 100掳C
灏佽/澶栧3锛?96-TFBGA锛孋SBGA
渚涘簲鍟嗗櫒浠跺皝瑁咃細196-CSPBGA锛?x8锛?/p>